

A major purpose of the Technical Information Center is to provide the broadest dissemination possible of information contained in DOE's Research and Development Reports to business, industry, the academic community, and federal, state and local governments.

Although a small portion of this report is not reproducible, it is being made available to expedite the availability of information on the research discussed herein.

LA-UR-89-295

Los Alamos National Laboratory is operated by the University of California for the United States Department of Energy under contract W-7405 ENG-36

LA-UR--89-295

DE89 006511

Received by OSTI  
FEB 06 1989

TITLE: Test of Radiation Hardness of CMOS Transistors Under Neutron  
Irradiation

AUTHOR(S): H. F. W. Sadrozinski, W. A. Rowe, A. Seiden, E. Spencer  
Cyrus M. Hoffman, David Holtkamp, W. Wayne Kinnison,  
Walter F. Sommer, Jr., and Hans J. Ziock

SUBMITTED TO: The Proceedings of the Fifth European Symposium on  
Semiconductor Detectors, Munich, West Germany, February  
21-23, 1989 by the University of California, Santa Cruz



**MASTER**

By acceptance of this article the publisher recognizes that the U.S. Government retains a nonexclusive, royalty free license to publish or reproduce the

Los Alamos National Laboratory

Los Alamos, New Mexico 87545

FIFTH EUROPEAN SYMPOSIUM ON SEMICONDUCTOR DETECTORS

Munich, W. Germany

February 21-23, 1989

TEST OF RADIATION HARDNESS OF CMOS TRANSISTORS  
UNDER NEUTRON IRRADIATION

H. F.-W. SADROZINSKI, W. A. ROWE, A. SEIDEN, E. SPENCER

Santa Cruz Institute for Particle Physics  
University of California Santa Cruz  
Santa Cruz, CA 95064

C. M. HOFFMAN, D. HOLTKAMP, W. W. KINNISON,  
W. F. SOMMER, H. J. ZIOCK

Los Alamos National Laboratory  
Los Alamos, NM 87545

ABSTRACT

We have tested 2 micron CMOS test structures from various foundries in the LAMPF Beam stop for radiation damage under prolonged neutron irradiation. The fluxes employed covered the region expected to be encountered at the SSC and led to fluences of up to  $10^{14}$  neutrons/cm<sup>2</sup> in about 500 hrs of running. We show that test structures which have been measured to survive ionizing radiation of the order MRad also survive these high neutron fluences.

The large Hadron Colliders of the future (SSC, LHC) will require high luminosity to achieve their physics goals. This fact, together with the large hadronic cross-section, will result in very high radiation dosage from charged particles and albedo neutrons to detector elements close to the beampipe and the calorimeters. Because of the large multiplicities and particle densities, the number of channels of the read-out will be very large and the electronics have to be integrated and placed close to the detectors, thus exposing the VLSI read-out to the radiation. Hence, one of the main requirements for SSC/LHC front-end electronics is that it is radiation hard. The SSC Workshop on Radiation Levels in the SSC<sup>1)</sup> found that, for example, a silicon tracking device at a radius of 8cm has to survive about 1 MRad and  $10^{13}$  neutrons/cm<sup>2</sup> per year.

We have designed a fast read-out system for Si micro strip-detectors which ultimately will run at the SSC collision rate (60 MHz)<sup>2)</sup> and have built 10 MHz prototypes in 2 micron CMOS<sup>3)</sup> We are now evaluating rad-hard technologies for

the production of a rad-hard chip for the LPS spectrometer in the ZEUS detector at HERA.

To compare different technologies, we have irradiated various test structures on 2 micron CMOS chips with neutrons in the LAMPF neutron spallation source at Los Alamos National Lab.<sup>4)</sup> This source is located in the beam-stop area of the LAMPF 800 MeV proton Linac and thus provides a neutron spectrum similar to the one expected for albedo neutrons in the SSC detectors with a characteristic neutron energy of 1 MeV. The fluxes employed here were between 0.1 to 100 times the ones expected at the SSC.

We have quantified the radiation damage to CMOS transistors by measuring the drain-source current  $I_{DS}$  as a function of the gate voltage and determining the shift of the threshold voltage  $V_{th}$  as function of dose. The measurements were done *in situ*, providing us with a continuous history of the damage. Figure 1a shows  $I_{DS}$  for the non-rad device #2 of Table 1 and Fig. 1b shows  $I_{DS}$  for the rad-hard device #7 of Table 1 for different doses. We defined the threshold voltage  $V_{th}$  as the gate voltage which produces a drain-source current of  $1\mu A$ . Figure 2 shows  $V_{th}$  as function of the integrated proton current in the Linac for the data shown in Fig 1. The final proton current integral corresponds to a neutron fluence on the chips of about  $10^{14}$  neutrons/cm<sup>2</sup>, where the exact number is still being determined from activation foils and will be known at the time of the conference. Table 1 shows threshold voltage shifts  $\Delta V_{th}$  for different devices and the corresponding estimated fluences: devices #1, #2 and #3 were furnished by MOSIS (MOS Implementation Service) out of non-rad runs done in 1987/1988 by ORBIT and UTMC, devices #4-#7 are rad-hard devices from UTMC

TABLE 1

Device #	Foundry	Transistor type	$\Delta V_{th}$ (mV)	Fluence neutrons/cm <sup>2</sup>	Remarks
1	ORBIT	n	>600	$\approx 3 \times 10^{11}$	Gate Oxyde :400 Å
2	ORBIT	p	3200	$\approx 3 \times 10^{13}$	Gate Oxyde :400 Å
3	UTMC	n	520	$\approx 10^{14}$	Gate Oxyde :200 Å
4	UTMC	n	45	$\approx 10^{14}$	rad-hard process
5	UTMC	p	100	$\approx 10^{14}$	rad-hard process
6	UTMC	n	30	$\approx 10^{14}$	rad-hard process
7	UTMC	p	>30	$\approx 10^{14}$	rad-hard process

As is evident, the transistors manufactured in non-rad-hard processes (#1 #3), are damaged by the neutron irradiation. This effect could be explained by

the interaction in the gate oxid of heavily ionizing Si atoms which are displaced by the neutrons, as evidenced by the increased hardness of transistors with thinner gate oxid. The radiation-hard transistors from UTM C (#4-#7) have been tested to be rad-hard to several MRad in ionizing radiation<sup>5)</sup> and also exhibit good resistance to damage under neutron irradiation. Their performance let us expect that they will offer sufficient radiation resistance for application in the SSC, LHC and HERA. The next phase of our development will be the test of the functionality of read-out chips after irradiation.

## REFERENCES

1. SSC 1033, D. Groom, ed.
2. D. Dorfan, International Conference on Advanced Technology and Particle Physics, Como, Italy, 1988.
3. J. DeWitt *et al.*, contribution to this Conference.
4. W. Sommer *et al.*, 13th International Symposium on Influence of Radiation on Material Properties, Philadelphia, 1987.
5. R. Woodruff, UTM C private communication.

## DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.




Fig. 1a. Square root of the drain-source current  $I_{DS}$  as function of the gate voltage for the non-rad hard p transistor #2 manufactured by ORBIT for different doses.




Fig. 1b. Square root of the drain-source current  $I_{DS}$  as function of the gate voltage for the rad hard  $p$  transistor #7 manufactured by UTMCI for different doses.




Fig. 2a. Threshold voltage  $V_{th}$  vs. integrated proton current for the non-rad hard  $p$  transistor manufactured by ORBIT.






Fig. 2b. Threshold voltage  $V_{th}$  vs. integrated proton current for the rad hard  $p$  transistor #7 manufactured by UPMC.